Mentor Graphics Teams with TSMC to Enrich Reference Flow 11 Low Power Verification Solutions
28 3월 2011 - 10:00PM
Business Wire
Mentor Graphics Corporation (NASDAQ: MENT) today announced it
has expanded the use of low power verification capabilities in
TSMC’s Reference Flow 11 to address today’s complex integrated
circuit (IC) low power functional verification requirements. The
Mentor® low power verification tool suite includes the Questa®
functional verification platform, the 0-In® CDC (Clock Domain
Crossing) and the 0-In Formal tools and the FormalPro™ equivalence
checking tool.
“Many design teams struggle with the functional verification of
their designs where low power requirements put increased pressure
to meet functional specifications,” said Suk Lee, director of
Design Infrastructure Marketing at TSMC. “Mentor continues to show
a high degree of commitment to enhance the capabilities of their
functional verification technologies, and considerable foresight to
determine what new capabilities will be required in the years to
come.”
“Low power requirements are a top priority for a majority of our
mutual customers,” said John Lenyo, general manager, Mentor
Graphics. “That’s why effective low power design verification
solutions continue to be one of our top priorities, and we intend
to extend our collaboration with TSMC on future reference flow
programs.”
Low Power Functional Verification
Power management has become one of the most critical issues in
most digital chips and systems. Portable systems must maximize
battery life and virtually all products must minimize heat
generation. Active power management creates new challenges for chip
design and verification because the chip must now function
correctly even though at any given time some portions of it may not
be powered up. A comprehensive functional verification solution
must verify not only the power management architecture, but also
the power management control systems, while also verifying the
underlying functionality of the design. The combination of the
Questa functional verification platform, the 0-In CDC tool, the
0-In Formal tool and the FormalPro tool enables users to address
all aspects of the low power verification problem.
The Questa functional verification platform supports power aware
simulation of RTL and gate-level designs, including:
- Support of the Unified Power Format
(IEEE P1801) for specification of power intent
- Accurate modeling of power management
architecture and control logic
- Native implementation of UPF for high
performance simulation
- Automatic insertion of assertions to
check for power management errors
- Visualization and debug of power
management behavior
The FormalPro tool ensures that the power intent in the RTL
design is maintained through the implementation, including:
- RTL-to-gate and gate-to-gate power
aware equivalence checking
- Native UPF language processing with
full TCL 8.4 interpreter for multi-product UPF compatibility and
user configurations
- Liberty 2.5 library compatibility with
Power+Ground (PG) netlist support for RTL-to-PG compare
- Full schematic support for PG netlist
exploration
The 0-In Formal tool enables complete verification of active
power management control structures, including:
- Automatic identification of design
logic issues without assertions
- Complete verification of power control
unit logic and power control signal sequencing
The 0-In CDC tool enables verification of complex clock domain
crossings in low power design, including automatic identification
of clock domains and synchronizers, formal and simulation-based CDC
verification as well as automated metastability injection.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in
electronic hardware and software design solutions, providing
products, consulting services and award-winning support for the
world’s most successful electronic, semiconductor and systems
companies. Established in 1981, the company reported revenues over
the last 12 months of about $915 million. Corporate headquarters
are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon
97070-7777. World Wide Web site: http://www.mentor.com/.
(Mentor Graphics, Mentor, Questa and 0-In are registered
trademark and FormalPro is a trademarks of Mentor Graphics
Corporation. All other company and/or product names are the
trademarks and/or registered trademarks of their respective
owners.)
Mentor Graphics Corp. (NASDAQ:MENT)
과거 데이터 주식 차트
부터 6월(6) 2024 으로 7월(7) 2024
Mentor Graphics Corp. (NASDAQ:MENT)
과거 데이터 주식 차트
부터 7월(7) 2023 으로 7월(7) 2024